State Key Laboratory Of Analog And Mixed Signal Vlsi 1

1. Constrained minimization of switched capacitor converter equivalent resistance by adjusting transistor sizes and duty cycles
1