Power Electronics Research Laboratory 1
1.
Constrained minimization of switched capacitor converter equivalent resistance by adjusting transistor sizes and duty cycles
1