Implementation of Efficient XOR Arbiter PUF on FPGA With Enhanced Uniqueness and Security
Anandakumar N.N. Hashmi M.S. Chaudhary M.A.
2022Institute of Electrical and Electronics Engineers Inc.
IEEE Access
2022#10129832 - 129842 pp.
Physically unclonable functions (PUFs) are recently utilized as a promising security solution for authentication and identification of internet of things (IoT) devices. In this article, we present an efficient implementation of XOR Arbiter PUF (XOR APUF) on field-programmable gate arrays (FPGAs). In our work, we incorporated concept of discrete programmable delays logic (PDL) configurations, the obfuscated challenges and temporal majority voting (TMV) before the XOR operation concurrently to enhance uniqueness and security. The derived design has been verified on 25 Xilinx Artix-7 FPGAs and the results are promising with uniqueness of 48.69%, uniformity 50.73% and reliability 99.41%, which significantly improves over previous work into XOR APUF designs. In addition, we also investigate modeling attack resistance of the proposed design against various modelling attacks and the security analysis show that the proposed PUF has lower prediction rate (<65%) when compared to the previous XOR APUF designs.
FPGA , Internet of Things (IoT) , Physical unclonable functions (PUFs) , programmable delays line (PDL) , XOR arbiter PUF (XOR APUF)
Text of the article Перейти на текст статьи
Florida Institute for Cybersecurity Research, University of Florida, Gainesville, 32611, FL, United States
Nazarbayev University, School of Engineering and Digital Sciences, Astana, 010000, Kazakhstan
College of Engineering and Information Technology, Ajman University, Ajman, United Arab Emirates
Florida Institute for Cybersecurity Research
Nazarbayev University
College of Engineering and Information Technology
10 лет помогаем публиковать статьи Международный издатель
Книга Публикация научной статьи Волощук 2026 Book Publication of a scientific article 2026